Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Dufour, Christian | - |
dc.date.accessioned | 2018-12-13T01:10:22Z | - |
dc.date.available | 2018-12-13T01:10:22Z | - |
dc.date.issued | 2016 | - |
dc.identifier.uri | http://item.bettergrids.org/handle/1001/450 | - |
dc.description.abstract | The circuit shows the capability of ARTEMiS-SSN to simulate a large thyristor-based bipolar 12-pulse HVDC link with switched filter banks.[Flexible AC Transmission System (FACTS); High Voltage Direct Current (HVDC); Line commutated converter (LCC); Faults ] The model also has the following features: - SSN Inlined Thyristor Valve Compensation (ITVC) to improve accuracy. The firing pulse unit is made with Rt-Events but can directly accept thyristor gate pulses from I/Os of the simulator. ITVC minimizes the current jitter amplitude on the DC bus. - Seven switched filter banks on each station - Two 12-pulse thyristor converters on each station, 1 per pole. The complete model has a total of 42 switches and 19 SSN nodes on each station, for a grand total of 84 switches (there is no limit on the switch number in SSN). The complete system can be simulated at a time step of 48 µs on RT-LAB running on a server-class Xeon PC. To achieve this performance, the SSN parallelization feature is used in which the different SSN group equations are simulated in parallel WITHOUT any delays. Demonstration During the simulation of the model, the following things happen: 1- the HVDC current is increased to the nominal values 2- Capacitive filter banks are switched ON one by one and this has the effects of slighly increasing the rectifier AC voltage and consequently increasing the firing angle to maintain the same DC current. By default, the firing compensation is turned ON. If you want to observe the 'effect' of non-compensation, go into the Console subsystem and set 'Not_compensated(if==1)' equal to 1. This model has been featured in many scientific papers, including the following: C. Dufour, L.-A. Grégoire, J. Bélanger, "Solvers for Real-Time Simulation of Bipolar Thyristor-Based HVDC and 180-cell HVDC Modular Multilevel Converter for System Interconnection and Distributed Energy Integration", 2011, CIGRÉ conference proceedings, Recife, Brazil, April 3-8, 2011. C. Dufour, J. Mahseredjian, J. Bélanger, J. L. Naredo, "An Advanced Real-Time Electro-Magnetic Simulator for Power Systems with a Simultaneous State-Space Nodal Solver", IEEE/PES T&D 2010 - Latin America, São Paulo, Brazil, Nov. 8-10, 2010 | en_US |
dc.publisher | OPAL-RT Technologies | en_US |
dc.title | ARTEMiS-SSN Simulation of Bipolar 12-pulse HVDC Link with Multiple Switched Filter Banks and Firing Pulse Compensation | en_US |
dc.type | Grid Model Dataset | en_US |
grid.version | V1.0 | en_US |
grid.publisher.url | https://www.opal-rt.com/solver-artemis-ssn/ | en_US |
grid.format | Unspecified | en_US |
grid.buses | 0 | en_US |
grid.generators | 0 | en_US |
grid.loads | 0 | en_US |
grid.feeders | 0 | en_US |
grid.switches | 0 | en_US |
grid.nodes | 0 | en_US |
grid.voltages | 0 | en_US |
grid.climateZones | 0 | en_US |
grid.branches | 0 | en_US |
grid.identifier.url | https://www.opal-rt.com/support-knowledge-base/?article=AA-01420 | - |
Appears in Collections: | Transmission Steady State |
Links to External Resources
File | Description | Size | Format | Export | Browse |
---|---|---|---|---|---|
Model Schematic | 178.3 kB | JPEG |
User Comments
Rating breakdown
5
0%
4
0%
3
0%
2
0%
1
0%
Items in BetterGrids are protected by copyright, with all rights reserved, unless otherwise indicated.